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High-loop-delay 6th-order band-pass
continuous-time sigma-delta modulators
M. Javidan, J. Juillard and P. Benabes
This paper focuses on the design of high loop delay modulators for par-
allel sigma-delta conversion. Parallel converters, allowing a global low over-
sampling ratio, consist of several bandpass modulators with adjacent central
frequencies. To ensure the global performance, the noise transfer function
of each modulator must be adjusted regarding its central frequency. In
this thematic a new topology of 6th-order modulators based on weighted-
feedforward techniques is developed. This topology offers an adequate con-
trol of the noise transfer function at each central frequency by simple means.
Additive signal paths are moreover proposed to obtain an auto-filtering sig-
nal transfer function. An optimization method is also developed to calculate
the optimized coefficients of the modulators at different central frequencies.
The main concerns are improving the stability and reducing the sensitivity
of the continuous-time circuit to analog imperfections. This is essential for
parallel conversion since, in each channel, the modulator works at a cen-
tral frequency which differs from the fourth of the sampling frequency. The
performance of the optimized modulator is compared with its discrete-time
counterpart with good argument.
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1 Introduction
In broad band applications, many new approaches to achieve both high-
resolution and large-band converters have been proposed. One is parallel
sigma-delta (Σ∆) conversion, which performs the required signal-to-noise-
ratio (SNR) in a wide frequency band without increasing the sample fre-
quency (fs) [1]. We explore, in the context of the VERSANUM project
funded by the FRENCH ANR AFRU program, a novel technique to design
parallel Σ∆ converters based on frequency-band-decomposition (FBD) tech-
nique [2]. The global oversampling ratio (OSR: defined as half the sample
frequency divided by the converter bandwidth (∆f)) is decreased by putting
in parallel high-order (≥ 4) modulators. Thus, each modulator passes one
Mth of the signal frequency band when there are M modulators. In this
project the normalized frequency band of interest is between 0.2fs and 0.3fs
resulting in an equivalent OSR equal to 5. For example, with 8 modulators
in parallel, the OSR of each modulator must be equal to 40, resulting in
a global precision of about 12 bits. Higher precision can be theoretically
reached by increasing the OSR of each modulator but the power consump-
tion and the complexity of signal re-composition algorithms increase. Here
an OSR equal to 64 is chosen resulting theoretically into 14 bits of resolution
by 13 parallel modulators.
6th-order continuous-time (CT) band-pass single-stage Σ∆ modulators
are good candidates in this thematic since they are high resolution con-
verters, quite immune to coefficient errors and capable of working at high
frequencies [3]. However, the sensitivity of the performance of CT circuits
to analog imperfections (such as the excess loop delay) and the signal-
dependent stability of high-order modulators are the main obstacles to over-
come [4],[5],[6].
For high loop delay CT Σ∆ modulators, a methodology to calculate the
CT loop filter (G∗(s)) through its discrete-time (DT) counterpart (F (z)) is
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presented in [7]. Indeed there exist various methods and toolboxes to find
the discrete-time transfer function corresponding to demands and the design
of CT modulators may lean to this progress [8]. In [7] It is shown that G∗(s)
and F (z) can be linked by:
F (z) = (1− z−1)ZT {L
−1[
G∗(s)B(s)
s
]} −
∑m
k=1
akz
−k
︸ ︷︷ ︸
D(z)
, (1)
in which L−1 denotes the inverse Laplace transform, B(s) denotes the Laplace
transform of the impulse response of the digital to analog converter (DAC)
including the ADC delay and ZT is the Z-transform with sampling period
equal to Ts. D(z) is introduced to ensure the existence of a solution for (1)
i.e. finding an identification in z−k term. It can be considered as additive
feedback terms between the modulator output and the ADC input (Fig.1.a).
Figure 1: Continuous-time modulator with DAC delay: a possible implemen-
tation of D(z) (a) and the simplified topology (b).
Because of practical issues widely discussed in [9], the implementation of
the terms of D(z) which have a delay less than the DAC delay faces several
problems and in most of cases they are neglected (Fig.1.b). In (1) these
terms correspond to a1z
−1, a2z
−2, ... and am−1z
−(m−1). As a result, the
noise transfer function (NTF) and the signal transfer function (STF) of this
design (Fig.1.b), called all over the paper the initial design, do not match the
original DT modulator. This results in resolution loss and stability issues.
In recent studies, single-stage topologies are based on multi-feedback
techniques [10], [11], [12], [13] inspired from [14]. The deteriorated per-
formance of the initial design (because of the neglected terms of D(Z)) is
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matched to the DT counterpart by tuning separately the pulses of two DACs
in the feedback controlling the position of the poles of the NTF. The draw-
back is the sensitivity of the performance of high-order (≥ 4) modulators to
nonlinearity of DACs. Although DAC linearity is achievable by correction
methods such as dynamic element matching (DEM) [15], these methods re-
sult in increasing the size and the power consumption of the circuit as well as
the loop delay. Moreover, at low OSR, DEM algorithm must be modified to
prevent the occurrence of in-band signal-dependent tones in the modulator
output spectrum [15]. The disadvantages of the linearization methods are
doubled for multi-feedback topologies since two DACs are used.
Feedforward topologies with only one DAC are an alternative although
their main inconvenient is a loop delay which is not a multiple of the clock pe-
riod. We propose a new topology of 6th-order modulators based on weighted
feedforward techniques with only one DAC. An optimisation method em-
ploying the pulses of the DAC together with the modifiable gain stages is
also developed to control the position of the poles of the NTF. Extra sig-
nal paths are moreover added to obtain a filtering STF without missing the
advantage of implicit anti-aliasing filtering of CT Σ∆ modulators. Indeed,
in real applications, the input signal of the converter consists of both the
desired frequency band and a wide spectrum interferer. Non-filtering STF
results in reducing the dynamic range of the modulator.
In section II the proposed topology is described and the governing equa-
tions of the NTF and the STF are given. It is shown that the performance
of the initial design, obtained through (1), is deteriorated for central fre-
quencies other than 0.25fs because of the absence of the neglected terms
of D(z). This design is optimized by the developed method in section III
to recover the performance. In section IV a design example is given for fs
equal to 400 MHz. The scope of silicon implementation of the full system is
also discussed. Finally conclusions are presented in section V.
4
2 Topology description
The proposed topology for 6th-order CT single-stage Σ∆ modulators is
shown in Fig. 2. gi is the feedforward coefficient, Hi is the resonator transfer
function, ki is the additional signal path coefficient and am, the last term of
D(z) in (1), compensates the excess loop delay.
Figure 2: Proposed filtering STF weighted-feedforward topology.
The main differences between this topology and other feedforward topolo-
gies are g1 which increases significantly the flexibility to control the poles of
the NTF without modifying the zeros and ki that modifies the STF without
modifying the NTF.
2.1 Noise transfer function
The loop filter transfer function (G(s)) of the proposed topology illustrated
in Fig. 2 is governed by:
G(s) = H1(s) ((g3(s) +H3(s))H2(s) + g2(s) + g1(s)H3(s)) , (2)
in which each function can be replaced by the behavioral model of the cor-
responding analog component. In the ideal case gi(s) is simple gain and
Hi(s) is governed by
bi
s2+
ωri
Qi
s+ωri2
(the transfer function of an ideal 2th-order
resonator with a finite quality factor (Q)), in which ωri = 2pifri and fri
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is the resonance frequency of the resonator, and bi denotes the gain of the
resonator.
For central frequencies (fc) in the frequency band of interest (0.2fs < fc <
0.3fs), loop delay between Ts and 2Ts and Q = 75, the analytically calcu-
lated parameters of G(s) to fit G∗(s) are shown in Fig. 3.
Figure 3: Parameters of the initial design (Fig.1.b) to fit G∗(s).
b1 and b3 are chosen arbitrarily equal to 1 and 0.2 respectively since they
are not independent degrees of freedom. a2 is the last term of D(z) governed
by (3) for a loop delay between Ts and 2Ts.
D(z) = a1z
−1 + a2z
−2. (3)
The variation of a1, the non-implemented term of D(z), is given in Table 1.
a1 is equal to zero for fc = 0.25fs whatever the loop delay but it increases
substantially when fc moves away from 0.25fs. Fig. 4 compares the per-
formance (the modulus margin and the bit resolution) of this initial design
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Table 1: Variation of a1 versus fc for loop delay between Ts and 2Ts.
fc 0.21fs 0.23fs 0.25fs 0.27fs 0.29fs
a1 0.37 0.19 0 −0.19 −0.37
with that of the original DT modulator. The modulus margin (MM) is
Figure 4: Comparison between the performance of the initial design and the
original DT modulator.
a linear stability related performance criterion considered as a reference in
order to compare different circuits stability and sensitivity. It characterizes
the minimum distance between the Nyquist plot of the open-loop system
and the critical point [−1, j0]. It is equal to the inverse of the modulus of
the sensitivity function:
MM = min {(1 +NTF (jω))} =
{∣∣∣S−1(jω)
∣∣∣
}
, (4)
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The interested reader can refer to [16]. As it is shown in Fig. 4, the resolution
of the initial design corresponds to that of the DT modulator whereas the
modulus margin does not. Indeed the absence of a1 modifies the poles of
the NTF while the zeros of the NTF are maintained fixed.
A small modulus margin indicates that the initial design is highly sen-
sitive to imperfections for fc other than 0.25fs. As it is mentioned in the
introduction, in many studies an extra feedback is used to compensate the
performance loss of the initial design while in section 3 it is shown that
the provided degrees of freedom by the proposed topology are sufficient to
recover the performance.
2.2 Signal transfer function
The expression of the STF cannot be directly governed in the s or the z
domains since the input of the STF is CT while its output is DT. In order
to calculate analytically the STF, the signal filter (Gx(s)) and the noise
filter (Fl(z)) must be separated (Fig. 5). A sampler is placed after Gx(s)
Figure 5: System modifications to calculate the STF.
to ensure the DT behavior of the model. The modifications are done in the
sense that an input signal at pulsation ω gives, after a possible aliasing, an
output component at pulsation ω − 2kpifs where −pifs < ω − 2kpifs < pifs.
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The expression of the STF can be then governed by:
STF (jω) =
Gx(jω)
1− Fl(ejωT )
. (5)
For the topology of Fig. 2, Gx(s) is as follows:
Gx(s) = gx0(s) + gx1(s) + gx2(s), (6)
in which gx0(s) is the main signal path and gx1(s) and gx2(s) are the extra
signal paths. The expression of gi(x) is governed by:


gx0(s) = H1(s) (g2 + g1H3(s) +H2(s) (g3 +H3(s))) ,
gx1(s) = k1 (H2(s) (g3 +H3(s))) ,
gx2(s) = k2H3(s).
(7)
For fc = 0.25fs, Fig. 6 shows the STF when k1 and k2 are set to 0. The
Figure 6: STF for k1 = k2 = 0 at fc = 0.25fs, the frequency axes is normal-
ized by fs.
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other parameters of the topology corresponds to the initial design (Fig.
3). The STF of feedforward topologies contains unwanted overshoots close
to fc. Indeed the design of feedforward Σ∆ modulators has traditionally
been focused on increasing the order of the NTF to obtain a high SNR
without destabilizing the modulator and most of conventional modulators
containing only the main signal path (gx0(s)) presents STF overshoots close
to fc. This results in decreasing the input dynamic range of the modulator.
The proposed topology presents the advantage of STF shaping by tuning
k1 and k2 to reduce the overshoots. The developed method to increase the
modulus margin while maintaining the resolution and to shape the STF is
described in the next section.
3 Optimisation method
As it was mentioned in section 2.1, the absence of a1 modifies the poles of
the NTF which may leads to performance degradation and even instability
(Fig. 4). To answer the requirements of FBD converters (in which several
modulators work at different central frequencies [2]), the stability margin
at fc other than 0.25fs must be improved considering analog imperfections.
In this regard the NTF and the STF are calculated by introducing in the
loop filter transfer function (2) the system-level behavioral model of the
analog components obtained from post-layout simulations. An optimisa-
tion method is developed to increase the modulus margin while maintaining
the resolution and to shape the STF. This method can be used for other
structures by calculating the proper NTF and STF.
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3.1 NTF optimization
The vector of the modifiable parameters to optimize the modulus margin
(MM) is:
µ = [d, am, g1, g2, g3, b2] , (8)
in which d corresponds to the loop delay and gi and b2 denote the DC
gain of the feedforward coefficients and H2(s) respectively. It should be
noted that b1 and b3 are not independent degrees of freedom. The starting
point of the iterations, at each fc, is the parameters of the initial design
(Fig. 3). The optimization has to ensure a sufficient resolution (SNR)
while maintaining certain immunity to analog mismatches (large modulus
margin). We introduce the optimization criterion (κ) as :
κ = (1−MMCT ) + λ1 ‖NBDT −NBCT ‖
2 + ζ, (9)
in which NBDT and NBCT are the bit resolution of the original DT and the
CT modulator respectively. MMCT corresponds to the modulus margin of
the CT modulator. Theoretically the modulus margin cannot exceed one. ζ
is a regularization term given by:
ζ = λ2
∑
i
∂((1−MMCT ) + λ1 ‖NBDT −NBCT ‖
2)
∂µi
. (10)
Although the exact partial derivatives cannot be calculated, a finite differ-
ence scheme is used to approximate ζ. Without ζ, the optimisation criterion
(κ) has several local minima and a global minimum. Some of them are not
reasonable answers since the derivative of κ versus some parameters of µ
may be large. In such a case, there is a strong chance for performance
degradation because of analog imperfections. It is important to study the
global behavior of κ around the minima in function of modifiable parameters
to obtain the reasonable ones. ζ is introduced to meet this goal. λ1 and λ2
are hyper parameters the values of which must be set by the user who must
trade large modulus margin against resolution. Practical values are given
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in the design example. A gridding method in association with the ”Fmin
search” function of MATLAB can be used to find the answers.
3.2 STF optimization
The second objective of the optimisation method consists in shaping the
STF by adjusting the additive signal paths coefficients (k1 and k2). The
proposed solution in this work (Fig. 7) consists in optimizing k1 and k2 to
minimize the error between the ideal form and the real form of the STF.
The error function to minimize in order to obtain a unity-gain STF can be
Figure 7: principle of ki optimization.
governed by:
EF =
3∑
i=1
efi, (11)
in which ef1, ef2 and ef3 are given by:

ef1 =
∫ fc+∆f2
fc−
∆f
2
(
∥∥∥1− Gx(jω)1−Fl(ejω)
∥∥∥ df),
ef2 =
∫ fs
fc+
∆f
2
(
∥∥∥ Gx(jω)1−Fl(ejω)
∥∥∥ df),
ef3 =
∫ fc−∆f2
0 (
∥∥∥ Gx(jω)1−Fl(ejω)
∥∥∥ df).
(12)
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and ∆f is equal to fs/OSR. Once this objective is attained, the modulator
is an auto-filtering system and it is less dependent on the input filter of the
modulator to reduce interferer. Another possibility is to use a constrained
optimization. In this case, the function to minimize is the maximum of the
modulus of the STF out of band (∆f)). The constraint is the minimum
of the modulus of the STF in band which must be higher than one. Both
methods give almost identical results.
4 Design example
4.1 Behavioral models
In [2] it is shown that for broadband applications with low OSR, a large
Q-factor (higher than 75 ) is necessary to achieve the required SNR. A
large Q-factor can be obtained using piezo-electric resonators such as sur-
face acoustic wave (SAW) [12] or lamb wave resonators (LWR) [17]. Their
resonant frequency is also less sensitive to process and temperature varia-
tions. However they have their own disadvantages such as harmonic content
and the anti-resonance frequency (Fig. 8.c). In [12], a differential struc-
ture using a compensation capacitance (Cc) is proposed to compensate the
anti-resonance frequency. This structure and the corresponding electrical
model are shown in Fig. 8, where x denotes the piezo-electric resonator and
Rm, Cm and Lm are the mechanical resistance, capacitance and inductance,
respectively. C0 is the inherent static capacitance between the input and
the output electrodes which produces the anti-resonance frequency. The
anti-resonance is removed when Cc = C0 although the performance of the
modulator remains highly sensitive to mismatch between Cc and C0. Also
at low OSR the 3th and the 5th harmonics (modeled by RHi, CHi and LHi)
can be interferer to the frequency band of interest because of the sampler
in the Σ∆ modulator loop. On the other hand the real part of the input
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Figure 8: (a): Electronic control circuit to remove the anti-resonance fre-
quency. (b): Equivalent electrical model. (c) Frequency response of a typical
LWR.
(ZI) and the output (ZO) impedances of the buffers must be sufficiently
small to maintain the Q-factor of the resonator. As a result the impedance
of the cancellation path (ZI +
1
Ccs
+ ZO) is low at high frequencies. The
cancellation path demands a strong current for high frequency components
of the resonator input signal. This current must be properly provided by the
input buffer to ensure the differential functionality of the electronic control
circuit. Moreover the linearity of ZI and ZO must be taken into account
since they have a direct influence on the resonant frequency.
The mismatch between the nominal and the practical values of the DC
gain of the gain stages (gi and ki) are also critical since it modifies the
characteristics of the NTF and the STF. For this mean the gain stages are
modeled by Γ+γ1+ s
ωp
, where Γ denotes the DC gain, γ is the maximum error on
the DC gain estimated through worst case simulations and ωp corresponds
to the first cut-off frequency pole.
The performance of the modulator is studied through SIMULINK sim-
ulation. The imperfections are modeled through the simulation of the ex-
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tracted RC model of the analog components designed in AMS Bi-CMOS
0.35µm technology. The details of the electronic design and the fabrication
are out of focus of this paper and will be detailed in a new paper.
4.2 Simulation results
Let us consider a 6th-order Σ∆ modulator with OSR = 64. The sample
frequency (fs) is equal to 400MHz. In the context of VERSANUM project
we intend to employ LWRs performing a Q-factor equal to 75 [17]. Although
a large Q-factor is considered, it is not a fundamental requirement of the
proposed approach. The parameters of the equivalent model of the electronic
control circuit (Fig. 8.b) are extracted from post-layout simulation presented
in [18] containing the electrical response of the LWR [17]. Through the worst
cases simulations, in AMS Bi-CMOS 0.35µm technology, the maximum error
on Cc is up to 6%, the cut-off frequency of gain stages (ωp) is down to 3fs,
the real part of ZI and ZO is up to 40Ω and finally the error on the DC gain
of the gain stages (γ) is up to 20%.
The parameters of the initial design and the optimized design are presented
in Table 2. The initial design is unstable with analog imperfections while the
stability is recovered for the optimized design with the same imperfections.
However the resolution is reduced by 2-bits compared with the original DT
modulator. The calculated values of ki to achieve a filtering STF across the
frequency band of interest (0.2fs < fc < 0.3fs) is also shown in Fig. 9.a.
For fc = 0.25fs, the optimized STF (k1 = 4.95, k2 = −8) is compared with
the initial one (k1&k2 = 0). The amplitude axis is in logarithmic mode to
prove that the additive paths have no influence on the implicit antialiasing
filtering characteristic of the modulator.
The SNR of the optimized modulator and the output signal spectrum are
shown in Fig. 10.a and Fig. 10.b respectively for fc = 0.25fs considering the
imperfections. To prove the reliability of this approach, the sensitivity of the
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Table 2: The modifiable parameters, the modulus margin (MM) and the bit
resolution (NB) before (Int.) and after (Opt.) optimisation
fc 0.21fs 0.25fs 0.29fs
Int. Opt. Int. Opt. Int. Opt.
b2 0.68 0.48 0.71 0.28 0.75 0.32
g1 1.10 0.75 0.68 1.24 0.15 0.17
g2 1.71 2.16 1.62 1.43 1.58 1.43
g3 0.80 0.78 0.88 0.96 1.00 1.11
d ∗ Ts 1.8 1.1 1.4 1.0 1.1 1.0
am 0.95 1.00 0.58 0.51 0.21 0.22
MM − 0.58 − 0.62 − 0.61
NB − 16.4 − 16.2 − 15.9
Figure 9: (a): Calculated k1 and k2 across the frequency band of interest.
(b): STF of the modulator before and after optimisation.
optimized design to imperfections is compared to that of the initial design.
The position of the critical poles of the NTF are compared in Fig. 11.a, for
fc = 0.25fs before and after the optimisation. As it is shown, some poles
of the initial NTF lie outside the unit circle. So the modulator is unstable
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Figure 10: (a): SNR of the optimized design. (b): Output signal spectrum
of the optimized design.
even for a null input signal. The distance between the NTF poles of the
optimized design and the unit circle shows the reduction of the sensitivity
to imperfections after optimisation. For fc = 0.25fs, the influence of k1 and
k2 variation on the STF is also shown in Fig. 11.c. As it is shown, the
shape of the STF is not deeply modified even for 5% of error on k1 and k2.
The sensitivity of the initial design to Cc errors is compared with that of
the optimized design in Fig. 11.d. The initial modulator becomes unstable
for an error on Cc larger than 2% while the optimized modulator is quite
immune to Cc variation less than 6%. The influence of the variation of g1
and g3 on the modulus margin is also shown in Fig. 11.b. It should be noted
that for a stable modulator, the variation of gi and Cc have no influence on
the resolution since they modify the position of the poles of the NTF and
not the zeros. On the other side, the variation of the gain of the resonators
modify the resolution since they change the gain of the feedforward path.
Here we have no intention to compare the proposed methodology with
others since the results are obtained from a behavioral simulation. However
it is shown that the proposed methodology is theoretically able to find the
optimal parameters ensuring the performance of the modulator despite of
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Figure 11: (a): Position of the critical poles of the NTF of the optimized
and the initial design. (b): Influence of g1 and g3 on the modulus margin of
the optimized modulator. (c): Sensitivity of the STF to k1 and k2 variation.
(d): Sensitivity of the optimized and the initial design to Cc errors. .
imperfections.
4.3 Converter Implementation
Although the results are interesting in terms of stability and resolution,
implementation issues must be overcome. The values of the optimized k1
and k2 are large. This complicates the design of the corresponding analog
circuits. Moreover, the design of a tunable DAC delay is difficult since the
linearity of the DAC is a critical parameter of high-order Σ∆ modulators.
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The digital part of the project has been studied along the VERSANUM
project [2]. It was shown that in a 0.35µm technology, the area of the
digital part is around 0.8mm2 for each modulator, resulting in 6mm2 for
8 modulators. Using more recent technologies (0.65 nm), this area could
be reduced 0.2mm2 for the whole converter. Several techniques, specially
lamb wave resonators or BST filters (based on BaxSr1−xTiO3 materials),
are studied to implement the resonators. However all of them are off-chip
components increasing the circuit size (upto 1mm2) and the sensitivity to
the environment noise.
All modulators plus the digital part could be integrated in a single chip
although the resonators are for the moment off-chip. This integration is in
the scope of the European ARTEMOS project [19].
5 Conclusion
A new topology for 6th-order CT single-stage sigma-delta modulators based
on weighted-feedforward techniques was proposed. This topology offers an
adequate control of the NTF by feedforward coefficients. Another advantage
of this topology is its filtering STF thanks to the additive signal paths. It
was shown that for high loop delay structures, the required system modifi-
cations due to practical obstacles results in stability issues specially for fc
other than 0.25fs. Moreover it was shown that the CT modulator is highly
sensitive to analog imperfections. A numerical optimisation method was
developed to reduce the sensitivity to imperfections while maintaining the
resolution. Major analog circuit imperfections such as the anti-resonance
frequency of the piezo-electric resonators are modeled and are introduced
in the optmisation algorithm. Then, the modifiable parameters of the mod-
ulator were determined through the optimisation method. The results of
similations prove the reliability of this approach.
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